I. INTRODUCTION HOCKLEY model for MOSFET [I] is widely used in ana-
S lytical treatments of MOSFET circuits. However, the model is not accurate in the short-channel region because it neglects the velocity saturation effects of carriers as shown in Fig. 1 . On the other hand, there are more precise MOS models like the SPICE LEVEL3 model [2] , [3] , BSIM [4] , table look-up models [ 5 ] , and so on [6] , [7] . However, some of them are time-consuming in evaluating models [3] and some of them need a special system with a hardwareisoftware combination for extracting model parameters 141-[6] and the number of parameters is large. Moreover, most of the precise models [ 3 ] , 141, [6] , [7] need a model parameter extraction procedure with expensive numerical iterations 181, [SI, and once the extracted model parameters happen not to give satisfactory results, there is no way to know whether the problem lies in the model itself or in the extracting procedure. Sometimes it takes hours to extract the parameter set.
In order to fill the gap between the simple Shockley model and the more precise models, a new model, namely, the nthpower law MOSFET model, is proposed in this paper. The model is an extension of the alpha-power law MOSFET model [lo] but much more accurate in the linear region and in the treatment of drain saturation voltage. The model parameter is compact and the model parameter extension is done by solving single-variable equations and thus can be done within a second.
The model is implemented in SPICE3cl circuit simulator and speed-up of the simulation time is observed. Since the model equation is simple, an analytical treatment of circuit operations can be carried out using the model, which helps to understand the circuit behavior in the submicrometer region. The objective of the proposed model is not to compete with the existing more Manuscript received March 27, 1990; revised September 23. 1990 . This work was supported by Toshiba Corporation under a grant. The review of this paper was arranged by Associate Editor P. K. KO. T. Sakurai is with the Semiconductor Device Engineering Laboratory, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.
A . R. Newton is with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720.
IEEE Log Number 9041654. The model is presented in Section I1 and the model parameter extraction procedure is described in Section 111. Section IV is dedicated to the results when the model is implemented in SPICE3. The application of the model to the analysis of an inverter delay is given in Section V followed by the conclusion in Section VI.
MODEL DESCRIPTION
The proposed model equations are as follows. ID is the drain current.
( VDs < VDsAT: linear region) saturation current. VTo, 7, and 2 4~~ are parameters which describe the threshold voltage. Parameters K and m control the linear region characteristics while B and n determine the saturated region characteristics. Xo and hl are related to the finite drain conductance in the saturated region. The subscript 3 and 5 for I D denotes a triode and a pentode operating region, respectively, and they are totally different from ID,3 and I D . 5 defined in Fig. 7 and used in (8). The validity of (3) for various MOSFET'? is shown in Fig. 2 . The model is reduced to the Shockley model if K = 1, m = 1, B = 0.5p, and n = 2. The model can also express an I-V characteristic where VDsAr is proportional to JV,, -VTH and IDSAT is proportional to (V,, -VTH), which is predicted by a short-channel MOSFET theory [ll]. An application of the model to 0.25-pm MOSFET's [6] is shown in Figs. 3 and 4 .
The results are satisfactory.
In (3, drain current in the linear region is assumed to quadratically depend on VD,. Several other forms have been tried including third-order and fourth-order polynomials but the difference was less than 2 % of Im (the drain current observed when V,, = V, , = VDD). Similar description is found in [13].
Consider a mathematical problem: "what is the maximum error when the followingf(x) is approximated by g ( x ) = Ax2 + Bx?" and ( p , f ( p ) ) and also assuming that g ( x ) becomes flat after it reaches the peak point. Then the upper bound of the above problem is 2.2% when 0 5 8' I 0.5 and 3.6% when 0 5 8' 0.9. A similar problem can be considered when x is substituted by x -r * f ( x ) in the above equation. This roughly corresponds to a situation where a resistor is inserted in series to a MOSFET. If 0 5 r I 0.1 and 0 5 8' I 0.9, the upper bound of the maximum error is 2.5 % . Thus the quadratic approximation of the linear region drain current is reasonable.
The model parameters are listed in Table I for 0.25-pm n-channel MOSFET. The present model does not give a very good approximation near and below the threshold voltage as seen in Fig. 4 . The near-and subthreshold region modeling is not important in calculating delay of most VLSI's. The modeling of the region is important in estimating the charge decay characteristic of charge storage nodes but in this case a statistical model should be used since it is very sensitive to process variation.
If the modeling of the back-gate effect is not so important in a certain circuit analysis, further simplification is possible by using the following formula:
When finite output conductance is not important, y's can be set to zero.
In the submicrometer devices, the contact resistance, drain/ source diffusion resistance, and hot-camer-induced drain resis- sistors, it is practically difficult to separate these resistance component, that is, the extraction of the parameter set is difficult. Moreover, the resistors increase the number of nodes and hence calculation time. Since the present model is quite general, it can reproduce the I-V curves of resistor-inserted MOS-FET only by changing parameters.
An example is shown in Fig. 5 . Dotted lines in the figure are simulated lD-VDs curves of a 0.25-pm PMOSFET, which includes lumped resistors whose value is 10% of the effective MOSFET resistance inserted in the drain and the source. Solid lines in the figure are calculated lD-VDs curves using the present model with the modified parameter set and without any resistors inserted in the drain and the source. This means that the present model can be fitted to the measured MOSFET I-V characteristics which includes inseparable resistor effects, without adding extra nodes which are necessary when the resistor effects are modeled by lumped extemal resistors.
To demonstrate that the model is quite general, the model is applied to GaAs FET [13] in Fig. 6(a) . The salient feature of the GaAs FET is that V,,,, is constant and not a function of VGs, which can be expressed by setting m = 0. Another example is shown in Fig. 6(b) , where the present model is fitted to a 1-pm n-channel MOSFET I-V characteristic. corresponds to the fitting point number in the figure.
PARAMETER EXTRACTION
(7)
The model parameter extraction starts by selecting fitting points on the I-V curves as in Fig. 7 . Then the following for- After obtaining VTH,, and VTH,9 by solving the above equations which is just a manipulation of the expressions, 2175~ is obtained by solving the following equation with the bisection method:
Even if the fitting results are not satisfying at the first trial it is easy and fast to try again with slightly different fitting points, since the model parameters are appearance-oriented, that is, they have a direct meaning in controlling I-V curve shapes and they are nondegenerate. Usually, from two to four retries were enough for the satisfactory results for 2-, 1.2-, 0.8-, and 0.5-pm MOSFET's. It is even possible to extract the model parameters from an I-V plot on a sheet on paper.
The extracted parameter set is valid only for a narrow range of channel length but usually the shortest channel length is used for almost all the MOSFET's in a VLSI and two or three sets of parameters are enough in designing a whole VLSI. The separate parameter set is also required for a very-narrow-width device and a shallow VTH device and an i-type (intrinsic VTH) device if they are employed. Even with the more precise models, it is a good practice to use them near the condition where the model parameters are extracted, otherwise the model prediction is not guaranteed.
IV. APPLICATION TO CIRCUIT SIMULATION
Some of the computational properties of the model are listed in Table 11 . The coding is straightforward and the model evaluation time is about 1 / 3 of the LEVEL3 model. The codes for LEVEL 1 and 3 are extracted from SPICE3. If the precision is not so important, the use of approximated formulas for log and exp functions [15] is effective and 30% further reduction in time is possible.
The simulation time when implemented in SPICE3 is listed in Table 111 . The capacitance model used is the same model as LEVELl, LEVEL2, and LEVEL3 capacitance model based on the Meyer's model which can be improved further [16] . The present model usually shows faster total simulation time than the LEVEL3 model. The simulated waveforms are compared in With LEVEL3 model, drain current abnormal kinks sometimes appear near the saturation point, and this gives rise to a convergence problem. The present model never show this type of kinks and hence no degradation of convergence near the drain saturation voltage.
v. APPLICATION TO CIRCUIT ANALYSIS
As an application of the model to the circuit analysis, CMOS inverter delay is analyzed here. As seen from Fig. 9 , a CMOS inverter with a ramp input can be approximated by an NMOS circuit with an input waveform like is the same as For the extreme cases, this approximation is exact. That is, for the ultimately fast input case, the ramp input becomes a step function and also becomes the step function and the current through PMOS can be completely neglected. For the extremely slow input, the output changes abruptly and comes down to 0.5VDD when the input goes across the logic threshold voltage. The approximated circuit shows the same delay. The intermediate case is shown in Fig. 9 and this approximation greatly reduces the complexity of the system and makes it possible to treat the CMOS inverter delay analytically.
The derivation begins by setting up the differential equation which governs gate operation. This equation is then solved for the very fast input case and for the very slow input case and the two solutions are connected smoothly. A brief derivation is given in the Appendix (a detailed derivation can be found in [17] ). First, define a critical input transition time t T o . 
CO is an output capacitance and
VDD is an applied power voltage. ID0 is defined as the drain current observed when V,, = V,, = V,, and is a good index of drivability of a MOSFET (see Fig. 1 ). V , is defined as the drain saturation voltage when V,, = VDD. These two quantities together with the velocity saturation index n play an essential role in determining circuit behavior. Then the delay t d , the delay from 0.5VDD of input to O.SVDD of output, and the effective output transition time tTOUT can be expressed as follows . In calculating t, , , , , the output waveform slope is approximated by 70% of its derivative at the half VDU point [18] . tTOUT can be used as t T for the next logic gate.
( t T 5 tro: for faster input)
The formulas are valid in a wide range of tT and the channelwidth ratio of PMOS and NMOS ( W,,/Wn) as shown in Fig.  10 . In the figure, the result of the simpler model calculation of [ 101 is also shown. The simpler model is useful when the input transition is reasonably fast but becomes a poor approximation in a very slow input transition region where the present model is still effective. The logic threshold voltage VI,, was calculated by the following expression:
where subindexes N and P denote NMOS and PMOS, respectively. The accuracy of the formulas is shown in Fig. 1 1 .
Another application to a circuit analysis is given in [17] , where the series-connected MOSFET structures found in N A N D and NOR gates are analyzed with the nth-power law MOS model. In the submicrometer region, an 8-input NAND shows only 4-5 times longer delay compared with an inverter and is not 8 times longer which is the case with the long-channel MOSFET's. It has been clarified that it is because the series-connected MOS-FET's structure mitigates the V,, and V,, of each MOSFET and this in turn reduces the severe velocity saturation effect ob- served in the submicrometer region. Other possible applications of interest are to stability analysis of a static RAM memory cell and a sense amplifier optimization.
APPENDIX DERIVATION OF THE DELAY EXPRESSION
In the Appendix, the discharging of an output capacitance through NMOS's is explained since the discussion for the charging by PMOS's is symmetric. First, a ramp input is approximated by as seen from Fig. 9 . The strategy for solving the differential equation which governs the discharging process is to solve it for the very fast input case and for the very slow input case separately as mentioned in the text. The two solutions for the two extreme cases happen to be connected smoothly.
In the following, voltages are normalized by VDD, currents by I,, and time by 7 = CoVDD/Z,. The normalized voltage is denoted as v instead of V , the normalized current i instead of I , and the normalized time t' instead of t . X' denotes AV, , . simple since the input is constant VDD.
Before the output reaches V,, the differential equation is
The initial condition is vo = v l at t' = t'T and the solution is The feasibility and effectiveness of the model are demonstrated by using 0.25-pm MOSFET's and SPICE3. Using the model, an analytical expression is derived for CMOS inverter delay, which includes the CMOS effects and the velocity saturation effects.
VI. CONCLUSION
-( t ' -t ; ) . is the differential equation to be solved with the initial condition of vo = um at t ' = tb. The solution is 1 + X'vo t ' = th + ( 1 + X ' ) v , [ l : 
Therefore, the delay t: ( = tLHL) can be expressed as follows:
To derive this expression, the complicated term of uDo and A' in (A5) and (A7) is approximated by ( 1 / 2 + X'/7). The error of this approximation is less than 4% when 0.4 < uDo < 0.8, 0 I A' < 0.4. The transition time of the output waveform ?;OUT is calculated by differentiating (A6) and vo is set equal to 0.5.
When the input is very slow, the output crosses 0.5VDD before the input reaches V D D . In this case, (A2) is valid, the delay ti ( = t& -1 /2tT) is obtained as
If the log term in A' is approximated, the delay expression of (22) 
